

1 Claim 4. A system for protecting memory from being written as
2 claimed in Claim 1 in which the hardware means comprises:

3 a look-aside buffer including a plurality of storage locations for
4 virtual addresses and associated physical addresses, and

5 a storage position in each storage location of the translation look
6 aside buffer; and

7 in which the software means for protecting against writing the memory
8 address invalidates translations associated with the memory address

1 Claim 5. A system for protecting memory from being written as
2 claimed in Claim 1 in which the software means for protecting against
3 writing the memory address removes translations associated with the
4 memory address.

1 Claim 6. A system for protecting memory from being written as
2 claimed in Claim 1 in which the hardware means comprises:

3 a look-aside buffer including a plurality of storage locations for
4 virtual addresses and associated physical addresses, and

5 a storage position in each storage location of the translation look
6 aside buffer; and

7 in which the software means for protecting against writing the memory
8 address removes translations associated with the memory address.

1 Claim 6. A computer system comprising:

2 a host processor designed to execute instructions of a host instruction
3 set,

4 software for translating instructions from a target instruction set to
5 instructions of the host instruction set,

6 memory for storing target instructions from a program being translated,

7 a translation buffer for storing host instructions translated from target
8 instructions for execution, and

9 hardware means for generating an exception to a write access to a target
10 address storing a target instruction which has been translated to a host
11 instruction.

1 Claim 7. A computer system as claimed in Claim 7 in which the
2 hardware means for generating an exception comprises a translation
3 look-aside buffer including a plurality of storage locations for virtual and
4 physical addresses of recently accessed memory, each of the storage
5 location including a storage position for indicating that an instruction at
6 a target address has been translated to a host instruction.

1 Claim 8. A computer system as claimed in Claim 7 further comprising
2 software means responding to an exception to a write access to a target
3 address storing a target instruction which has been translated to a host
4 instruction for protecting against writing the memory address until it has
5 been assured that translations associated with the memory address will
6 not be utilized before being updated.

1 Claim 10. A computer system as claimed in Claim 9 in which the
2 software means responding to an exception to a write access comprises
3 software means invalidating translations associated with the memory
4 address.

1 Claim 11. A computer system as claimed in Claim 9 in which the
2 software means responding to an exception to a write access comprises
3 software means removing translations associated with the memory
4 address.

1 Claim 12. A method of responding to an attempt to write a memory
2 address including a target instruction which has been translated to a
3 host instruction for execution by a host processor including the steps of:

4 marking a memory address including a target instruction which has
5 been translated to a host instruction,

6 detecting a memory address which has been marked when an attempt is
7 made to write to the memory address, and

8 responding to the detection of a memory address which has been marked
9 by protecting a target instruction at the memory address until it has
10 been assured that translations associated with the memory address will
11 not be utilized before being updated .

10
1 Claim 13. A method as claimed in Claim 1/2 in which the step of
2 marking a memory address including a target instruction which has
3 been translated to a host instruction comprises storing an indication that
4 a target address has been translated in a memory location of a

5 translation look-aside buffer with a physical address of the target
6 instruction.

1 Claim 14. A method as claimed in Claim 12 in which the step of
2 responding to the detection of a memory address which has been marked
3 by protecting a target instruction at the memory address until it has
4 been assured that translations associated with the memory address will
5 not be utilized before being updated comprises the steps of:
6 generating an exception in response to the detection of a memory
7 address which has been marked, and
8 responding to the exception by invalidating translations associated with
9 the memory address before writing the memory address.

1 Claim 15. A microprocessor comprising:
2 a host processor capable of executing a first instruction set,
3 code morphing software for translating programs written for a target
4 processor having a second different instruction set into instructions of
5 the first instruction set for execution by the host processor, and
6 a memory controller comprising
7 an address translation buffer including a plurality of storage
8 locations in which recently accessed virtual target addresses and
9 physical memory addresses represented by the virtual target
10 addresses are to be recorded,

1 Claim 18. A memory controller comprising
2 an address translation buffer including a plurality of storage locations in
3 which recently accessed virtual addresses and physical addresses
4 represented by the virtual addresses are to be recorded,
5 each of the storage locations including means for indicating
6 whether a physical address stores an instruction of a target
7 instruction set which has been translated to an instruction of a
8 host instruction set; and
9 means for detecting an indication in a storage location to prevent a write
10 access of to the physical address and for indicating a subsequent
11 operation before accessing the address.

1 Claim 19. A memory controller as claimed in Claim 18 in which the
2 means for detecting an indication in a storage location to prevent a write
3 access of to the physical address and for indicating a subsequent
4 operation before accessing the address comprises
5 means for generating an exception in response to detection of an
6 indication, and
7 means for responding to the exception to indicate a subsequent
8 operation to be taken with respect to the translated host instruction
9 before accessing the address.

1 Claim 20. A memory controller as claimed in Claim 18 in which the
2 means for indicating comprises a storage position in a storage location.

- 1 Claim 1. A system for protecting memory from being written in a
2 computer which includes a host processor designed to execute
3 instructions of a host instruction set and software for translating
4 instructions from a target instruction set to instructions of the host
5 instruction set comprising:
6 hardware means for indicating whether a memory address stores a target
7 instruction which has been translated to host instructions, and
8 software means responding to an indication that a memory address
9 stores a target instruction which has been translated to host instructions
10 for protecting against writing the memory address until it has been
11 assured that translations associated with the memory address will not be
12 utilized before being updated once the memory address has been written.
- 1 Claim 2. A system for protecting memory from being written as
2 claimed in Claim 1 in which the hardware means comprises:
3 a look-aside buffer including a plurality of storage locations for virtual
4 addresses and associated physical addresses, and
5 a storage position in each storage location of the translation look aside
6 buffer.
- 1 Claim 3. A system for protecting memory from being written as
2 claimed in Claim 1 in which the software means for protecting against
3 writing the memory address invalidates translations associated with the
4 memory address.

11 each of the storage locations including means for indicating
12 whether a target instruction at a physical address has been
13 translated to a host instruction; and

14 means for responding to a write access of an address in a storage
15 location of the address translation buffer in which the means for
16 indicating indicates that a target instruction at a physical address
17 has been translated to a host instruction for protecting against
18 writing the memory address until it has been assured that
19 translations associated with the memory address will not be
20 utilized before being updated.

1 Claim 16. A microprocessor as claimed in Claim 15 in which the means
2 for responding to a write access of an address in a storage location of the
3 address translation buffer in which the means for indicating indicates
4 that a target instruction at a physical address has been translated to a
5 host instruction for protecting against writing the memory address
6 comprises

7 means for generating an exception in response to a detection of an
8 indication, and

9 means for responding to the exception to indicate a subsequent
10 operation to be taken before accessing the memory address.

1 Claim 17. A microprocessor as claimed in Claim 16 in which the means
2 for indicating whether a target instruction at a physical address has been
3 translated to a host instruction comprises a storage position in a storage
4 location.